Open App →
Back to News Feed
Digitimes August 24, 2026 By DIGITIMES neutral

AI chip roadmaps force faster changes in data-center design, Cadence says

CadenceAI / LLMSemiconductorsData Center
Rapid changes in the power and thermal requirements of AI accelerators are forcing data-center designers to incorporate chip-level information earlier in the planning process, according to Cadence Design Systems. This is narrowing a gap that once separated semiconductor development from facility engineering.
Read original article ↗

Related Articles

NEO3 Launches Cadence, an AI-Powered ERP Implementation Platform Clients Can Watch in Real Time

Offered by monthly subscription, trained on 400+ of the firm's own implementations, and targeting 90-day go-lives on Ora

PR Newswire · August 24, 2026

Lufax Reports Second Quarter 2026 Financial Results

Represents Key Milestone as Company Executes Plan to Return to a Normal Reporting Cadence SHANGHAI, Aug. 18, 2026 /PRNew

PR Newswire · August 18, 2026

Cadence Education Names Maggie Walsh as Chief Academic Officer

25-Year Education Veteran to Lead Academic Vision and Literacy Strategy Across More Than 350 Schools SCOTTSDALE, Ariz.,

PR Newswire · August 18, 2026

OpenLight and Tower expand PH18DA photonics ecosystem to accelerate photonic IC development

Photonic application-specific integrated circuit (PASIC) chip designer and manufacturer OpenLight of Goleta, Santa Barba

Semiconductor Today · August 12, 2026