TSMC tackles the AI I/O wall with two COUPE bandwidth paths and deeper heterogeneous integration
TSMC is sharpening its silicon photonics (SiPh) roadmap to address the widening gap between AI compute growth and chip-to-chip data movement, unveiling two bandwidth-scaling paths for its next-generation COUPE platform and outlining a broader role for heterogeneous integration in future co-packaged optics.
Read original article ↗
Related Articles
TSMC sees SiPh going mainstream in 2027
Silicon photonics (SiPh) will become mainstream in 2027, with market share topping 50%, as AI scale-out drives explosive
Podcast highlights: Xiaomi's 3nm chip cap, HBM in Malaysia, and Nvidia's margin tradeoff
Can Xiaomi's in-house chip reach 2nm? Is HBM rerouting to Malaysia TSMC giving Intel a pass? Can Nvidia hold a 75% gross
Inside TSMC's 238-page sustainability report: nine things that matter more than they look
Buried in 238 pages of targets and inventories are the things nobody puts in a press release: a formal corporate policy