Open App →
Back to News Feed
Semiconductor Digest September 24, 2026 By Shannon Davis positive

Cadence Expands TSMC Partnership for AI and HPC Chip Design

TSMCCadenceAI / LLMSemiconductorsManufacturingData Center
<p>Expanded partnership spans TSMC A14 certification, silicon-proven IP on TSMC N3P/N2P, wafer-scale 3D-IC for hundreds of chiplets, and agentic AI flows.</p> <p>The post <a href="https://www.semiconductor-digest.com/cadence-expands-tsmc-partnership-for-ai-and-hpc-chip-design/">Cadence Expands TSMC Partnership for AI and HPC Chip Design</a> appeared first on <a href="https://www.semiconductor-digest.com">Semiconductor Digest</a>.</p>
Read original article ↗

Related Articles

Synopsys and TSMC Partner to Accelerate AI Systems Innovation with Agentic AI and Advanced Design

Synopsys has announced new innovations with TSMC that accelerate the development of next-generation AI, high-performance

Semiconductor Digest · September 24, 2026

Inside TSMC’s Evolving Design Ecosystem: Shaping the Future of AI, with AI

TSMC shares updates about the Open Innovation Platform Ecosystem and vision for enabling AI-driven agentic workflows usi

EE Times · September 24, 2026

Siemens, TSMC advance AI-powered chip design automation

As part of this collaboration, Siemens and TSMC have enabled an AI-powered agent for automated design rule check (DRC) f

Evertiq · September 24, 2026

Synopsys and TSMC Partner to Accelerate AI Systems Innovation with Agentic AI and Advanced Design

Certified EDA flows on TSMC A14 accelerate design readiness for next-generation AI and HPC applications Collaboration on

EEJournal · September 24, 2026