Designing chips for the AI era: what TSMC’s roadmap means
<p>About twenty years ago I worked with Cliff Hou, LC Lu, and the TSMC PDK team on reference flows with emerging EDA and IP companies. This was the precursor to the OIP. Having a person with LC Lu’s depth of R&D experience running the TSMC Design & Technology Platform is truly an honor, absolutely.</p>
<p><strong>AI is creating two related</strong>… <a href="https://semiwiki.com/semiconductor-manufacturers/tsmc/373986-designing-chips-for-the-ai-era-what-tsmcs-roadmap-means/" class="read-more">Read More </a></p>
<p>The post <a href="https://semiwiki.com/semiconductor-manufacturers/tsmc/373986-designing-chips-for-the-ai-era-what-tsmcs-roadmap-means/">Designing chips for the AI era: what TSMC’s roadmap means</a> appeared first on <a href="https://semiwiki.com">SemiWiki</a>.</p>
Read original article ↗
Related Articles
Intel expects 14A to be 'within 5%' the performance of TSMC's A14
Intel's Naga Chandrasekaran now claims that Intel 14A node will deliver performance 'within 5%' of TSMC's A14 technology
ACL Digital Recognized with 2026 TSMC OIP Partner of the Year Award for Design Service Excellence
ACL Digital earns recognition at the TSMC 2026 North America OIP Ecosystem Forum for delivering advanced design services
Synopsys, TSMC partner to accelerate AI systems innovation
Through AI-powered EDA flows, multiphysics-aware signoff methodologies, multi-die design flows, and silicon-proven Inter
AI agents move deeper into chip design; China doubles down on AI compute and memory; chip supply chains tighten for equi