Open App →
Back to News Feed
Semiconductor Digest October 22, 2026 By Pete Singer neutral

Stacking Up: Inside the Industry’s Race to Build CFET Transistors

TSMCIntelSamsungIBMSemiconductorsManufacturing
<p>After planar transistors gave way to FinFETs and FinFETs to gate-all-around nanosheets, the next transistor architecture is coming into focus: the complementary FET, or CFET, which stacks n-type and p-type transistors on top of each other to build the same logic in roughly half the footprint. Intel, TSMC, Samsung and IBM Research have now all put working silicon behind the concept.</p> <p>The post <a href="https://www.semiconductor-digest.com/stacking-up-inside-the-industrys-race-to-build-cfet-transistors/">Stacking Up: Inside the Industry’s Race to Build CFET Transistors</a> appeared first on <a href="https://www.semiconductor-digest.com">Semiconductor Digest</a>.</p>
Read original article ↗

Related Articles

Semco's 61-week MLCC lead times give suppliers upper hand in AI supply chain

Samsung Electro-Mechanics (Semco) is gaining pricing power as AI server demand extends multilayer ceramic capacitor (MLC

Digitimes · October 23, 2026

Japan targets 2nm medical AI chip with IBM design, Rapidus eyed for foundry

Japan's Leading-edge Semiconductor Technology Center (LSTC), Hokkaido University, Fujifilm Corporation, GE HealthCare Ja

Digitimes · October 23, 2026

Chip Industry Week In Review

CHIPS Act $389M to power chips, vertical GaN, materials; Micron's memory roadmap; Nvidia expands supply chain capacity;

Semiconductor Engineering · October 23, 2026

Samsung reportedly orders final tools for first Taylor fab as Texas site nears 2nm output cap

Samsung Electronics has ordered additional equipment to fill the remaining space at its first foundry fab in Taylor, Tex

Digitimes · October 23, 2026