Synopsys validates a PCIe 6.0 PHY inside a face-to-face 3D stack at 64 GT/s — says it got there by pulling apart an existing 2D test chip
Synopsys has published silicon results for what it calls the first 3D PCIe 6.0 test chip, a 5nm PHY built into a face-to-face stacked package.
Read original article ↗
Related Articles
SimuTech Group Engineers Co-Author Chapter in Open-Access Medical Device VVUQ Handbook
The multi-author book was funded by Ansys — part of Synopsys — and Johnson & Johnson. The authors will present key appli
Synopsys Wins the AI Silicon Brain Drain
The reported move of Amit Gupta, Jeff Dyck, and Ryan Silk from Siemens EDA to Synopsys matters because this is more than
Cloud-based EDA has been around for awhile now, so at #DAC2026 I met with Vikram Bhatia, Executive Director of Synopsys
Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
Synopsys’s CXL 4.0 IP aims to help designers build faster, more flexible and secure disaggregated computing architecture