Open App →
Back to News Feed
EE Times August 20, 2026 By Gary Hilson neutral

Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure

SynopsysAI / LLMMemorySupply ChainRegulationData Center
<p>Synopsys’s CXL 4.0 IP aims to help designers build faster, more flexible and secure disaggregated computing architectures as AI systems demand more memory capacity and bandwidth.</p> <p>The post <a href="https://www.eetimes.com/synopsys-updates-cxl-ip-portfolio-for-ai-era-infrastructure/">Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure</a> appeared first on <a href="https://www.eetimes.com">EE Times</a>.</p>
Read original article ↗

Related Articles

SimuTech Group Engineers Co-Author Chapter in Open-Access Medical Device VVUQ Handbook

The multi-author book was funded by Ansys — part of Synopsys — and Johnson & Johnson. The authors will present key appli

PR Newswire · August 26, 2026

Synopsys Wins the AI Silicon Brain Drain

The reported move of Amit Gupta, Jeff Dyck, and Ryan Silk from Siemens EDA to Synopsys matters because this is more than

SemiWiki · August 25, 2026

Synopsys Cloud at DAC 2026

Cloud-based EDA has been around for awhile now, so at #DAC2026 I met with Vikram Bhatia, Executive Director of Synopsys

SemiWiki · August 24, 2026

Synopsys validates a PCIe 6.0 PHY inside a face-to-face 3D stack at 64 GT/s — says it got there by pulling apart an existing 2D test chip

Synopsys has published silicon results for what it calls the first 3D PCIe 6.0 test chip, a 5nm PHY built into a face-to

Tom's Hardware · August 20, 2026