ESD Alliance Plans Day-Long SEMICON West “Bridging Design and Manufacturing with AI” Design Session
TSMC executive to give keynote address ““Scaling Leadership Silicon with AI” Nine presentations, IEEE-hosted “True Value and Cost of Agentic AI in SoC Design and Manufacturing” panel, McKinsey look at “Design at AI Speed” Speakers from EDA, IP, memory and storage, AI hardware companies, equipment manufacturer completes program The Electronic System Design Alliance (ESDA), a SEMI Technology … <a href="https://www.eejournal.com/industry_news/esd-alliance-plans-day-long-semicon-west-bridging-design-and-manufacturing-with-ai-design-session/" class="more-link">Read More →<span class="screen-reader-text"> "ESD Alliance Plans Day-Long SEMICON West “Bridging Design and Manufacturing with AI” Design Session"</span></a>
Read original article ↗
Related Articles
TSMC’s CoWoS Capacity to Double by 2028—and Rivals Will Still Win Orders
TSMC reportedly plans to double its Chip-on-Wafer-on-Substrate capacity from approximately 130,000 300mm-equivalent wafe
FIT hedges its AI optics bets with Corning EBO, TSMC co-packaging talks
Foxconn Interconnect Technology (FIT) chairman Sidney Lu said AI demand remains strong, with overall capacity near full
TSMC reconsiders 12-inch equipment donation as Taiwan overhauls scope of research partnership
TSMC's planned donation of 12-inch equipment is facing changes as the government adjusts the scope of a semiconductor co