Open App →
Back to News Feed
Semiconductor Engineering September 19, 2026 By Technical Paper Link neutral

Predicting Thermal Conductivity in Advanced BEOL Interconnect Stacks (Peking University)

SemiconductorsSupply Chain
<p>Researchers at Peking University published a technical paper titled “Predictive Structure to Thermal Conductivity Modeling Framework for BEOL Interconnect Stacks in Advanced Technology Nodes Enabled by Extensive Layer Resolved Thermal Measurements.” Abstract Excerpt: “The increasing structural complexity of BEOL interconnect stacks in advanced integrated circuits demands a structure-aware thermal conductivity (κ) modeling framework. However, generalizable... <a class="read_more" href="https://semiengineering.com/predicting-thermal-conductivity-in-advanced-beol-interconnect-stacks-peking-university/">&#187; read more</a></p> <p>The post <a href="https://semiengineering.com/predicting-thermal-conductivity-in-advanced-beol-interconnect-stacks-peking-university/">Predicting Thermal Conductivity in Advanced BEOL Interconnect Stacks (Peking University)</a> appeared first on <a href="https://semiengineering.com">Semiconductor Engineering</a>.</p>
Read original article ↗

Related Articles

Agentic AI Automates Design-Rule Repair While Preserving Layout Equivalence (Purdue University)

Researchers at Purdue University published a technical paper titled “DRC-Aid: Design-Rule Correction via Agentic Framewo

Semiconductor Engineering · September 19, 2026

Reinforcement Learning Cuts Routing Violations in Dense Chip Layouts (NYU)

Researchers at New York University published a technical paper titled “Routing Dense Layouts with History-Aware Offline

Semiconductor Engineering · September 19, 2026

Chiplet Co-Design Framework Reduces Energy and Design Costs for AI Accelerators (University of Michigan)

Researchers at the University of Michigan published a technical paper titled “Fengshui: Demystifying Chiplet Ecosystem a

Semiconductor Engineering · September 19, 2026

Open Benchmark Evaluates AI Thermal Models for 2.5D and 3D ICs (UTS, TU Munich, ShanghaiTech)

Researchers at the University of Technology Sydney, ShanghaiTech University, and Technical University of Munich publishe

Semiconductor Engineering · September 19, 2026